Transformations for functional modules in hierarchical high level synthesis (1997)
- Authors:
- USP affiliated authors: CHAU, WANG JIANG - EP ; VALE NETO, JOSE VIEIRA DO - EP ; STRUM, MARIUS - EP
- Unidade: EP
- Assunto: CIRCUITOS INTEGRADOS
- Language: Inglês
- Imprenta:
- Publisher: UFRGS
- Publisher place: Porto Alegre
- Date published: 1997
- Source:
- Título do periódico: Proceedings
- Conference titles: Brazilian Symposium on Integrated Circuit Design
-
ABNT
TERUYA, M Y et al. Transformations for functional modules in hierarchical high level synthesis. 1997, Anais.. Porto Alegre: UFRGS, 1997. . Acesso em: 21 maio 2024. -
APA
Teruya, M. Y., Wang, J. C., Vale Neto, J. V. do, Strum, M., & Jerraya, A. A. (1997). Transformations for functional modules in hierarchical high level synthesis. In Proceedings. Porto Alegre: UFRGS. -
NLM
Teruya MY, Wang JC, Vale Neto JV do, Strum M, Jerraya AA. Transformations for functional modules in hierarchical high level synthesis. Proceedings. 1997 ;[citado 2024 maio 21 ] -
Vancouver
Teruya MY, Wang JC, Vale Neto JV do, Strum M, Jerraya AA. Transformations for functional modules in hierarchical high level synthesis. Proceedings. 1997 ;[citado 2024 maio 21 ] - Sistemas digitales: elementos para un diseño a alto nivel
- Synthesis of multi-burst controllers as standard RS architectures
- Sintese da arquitetura de um circuito cancelador de eco
- Direct synthesis of speed-independent circuits using multi-burst graph specification
- Miriã_SI: a tool for the synthesis of speed-independent multi burst-mode controllers
- Synthesis of the high performance extended burst mode asynchronous state machines
- The LRD traffic impact on the NoC-based SoCs
- Built-in self test high level synthesis. (em CD-Rom)
- Data path functional unites BIST plan optimization
- A strategy for recursive high level synthesis
How to cite
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas