Tag management in a reconfigurable tagged-token dataflow architecture (2015)
- Authors:
- Autor USP: SILVA, JORGE LUIZ E - ICMC
- Unidade: ICMC
- Subjects: SISTEMAS EMBUTIDOS; COMPUTAÇÃO EVOLUTIVA; ROBÓTICA
- Language: Inglês
- Imprenta:
- Source:
- Título do periódico: WSEAS Transactions on Computers
- ISSN: 1109-2750
- Volume/Número/Paginação/Ano: v. 14, p. 730-739, 2015
-
ABNT
SILVA, Bruno de Abreu e SILVA, Jorge Luiz e. Tag management in a reconfigurable tagged-token dataflow architecture. WSEAS Transactions on Computers, v. 14, p. 730-739, 2015Tradução . . Disponível em: http://www.wseas.org/multimedia/journals/computers/2015/b425705-187.pdf. Acesso em: 24 abr. 2024. -
APA
Silva, B. de A., & Silva, J. L. e. (2015). Tag management in a reconfigurable tagged-token dataflow architecture. WSEAS Transactions on Computers, 14, 730-739. Recuperado de http://www.wseas.org/multimedia/journals/computers/2015/b425705-187.pdf -
NLM
Silva B de A, Silva JL e. Tag management in a reconfigurable tagged-token dataflow architecture [Internet]. WSEAS Transactions on Computers. 2015 ; 14 730-739.[citado 2024 abr. 24 ] Available from: http://www.wseas.org/multimedia/journals/computers/2015/b425705-187.pdf -
Vancouver
Silva B de A, Silva JL e. Tag management in a reconfigurable tagged-token dataflow architecture [Internet]. WSEAS Transactions on Computers. 2015 ; 14 730-739.[citado 2024 abr. 24 ] Available from: http://www.wseas.org/multimedia/journals/computers/2015/b425705-187.pdf - A benchmark approach for compilers in reconfigurable hardware
- Research and partial analysis of overhead of a partition model for a partially reconfigurable hardware in a data-driven machine-chicflow
- A partition model using partial reconfigurable hardware for chipCflow project
- A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores
- Execution of algorithms using a dynamic dataflow model for reconfigurable hardware: a purpose for matching data
- RtrASSoc51 - adaptable superscalar reconfigurable programmable system on chip: the reconfigurable tools for DSR a development system
- C commands Implemented direct into the hardware using the ChipCflow Machine
- RtrASSoc51-rI2C (reconfigurable inter integrated circuit)
- The ChipCflow: a tool to generate hardware accelerators using a static dataflow machine designed for a FPGA
- Execution of algorithms using a dynamic dataflow model for reconfigurable hardware: commands in dataflow graph
How to cite
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
