Runtime mapping and scheduling for energy efficiency in heterogeneous multi-core systems (2015)
- Authors:
- USP affiliated authors: DELBEM, ALEXANDRE CLÁUDIO BOTAZZO - ICMC ; BONATO, VANDERLEI - ICMC
- Unidade: ICMC
- DOI: 10.1109/ReConFig.2015.7393355
- Subjects: SISTEMAS EMBUTIDOS; COMPUTAÇÃO EVOLUTIVA; ROBÓTICA
- Language: Inglês
- Imprenta:
- Publisher: IEEE
- Publisher place: Piscataway, NJ
- Date published: 2015
- Source:
- Título do periódico: Proceedings
- Conference titles: International Conference on ReConFigurable Computing and FPGAs - ReConFig 2015
- Este periódico é de assinatura
- Este artigo NÃO é de acesso aberto
- Cor do Acesso Aberto: closed
-
ABNT
SILVA, Bruno et al. Runtime mapping and scheduling for energy efficiency in heterogeneous multi-core systems. 2015, Anais.. Piscataway, NJ: IEEE, 2015. Disponível em: https://doi.org/10.1109/ReConFig.2015.7393355. Acesso em: 18 abr. 2024. -
APA
Silva, B., Delbem, A. C. B., Bonato, V., & Diniz, P. C. (2015). Runtime mapping and scheduling for energy efficiency in heterogeneous multi-core systems. In Proceedings. Piscataway, NJ: IEEE. doi:10.1109/ReConFig.2015.7393355 -
NLM
Silva B, Delbem ACB, Bonato V, Diniz PC. Runtime mapping and scheduling for energy efficiency in heterogeneous multi-core systems [Internet]. Proceedings. 2015 ;[citado 2024 abr. 18 ] Available from: https://doi.org/10.1109/ReConFig.2015.7393355 -
Vancouver
Silva B, Delbem ACB, Bonato V, Diniz PC. Runtime mapping and scheduling for energy efficiency in heterogeneous multi-core systems [Internet]. Proceedings. 2015 ;[citado 2024 abr. 18 ] Available from: https://doi.org/10.1109/ReConFig.2015.7393355 - Application-oriented cache memory configuration for energy efficiency in multi-cores
- Node-Depth encoding in FPGA applied to large-scale networks design
- A parallel hardware architecture based on node-depth encoding to solve network design problems
- Spanning forests in constant time using FPGAS applied to network design problems
- Design and analysis of evolutionary bit-length optimization algorithms for floating to fixed-point conversion
- A tool to support Bluespec SystemVerilog coding based on UML diagrams
- A method to convert floating to fixed-point EKF-SLAM for embedded robotics
- Power/performance optimization in FPGA-based asymmetric multi-core systems
- Reducing the overall cache miss rate using different cache sizes for heterogeneous multi-core processors
- Parameterizable ethernet network-on-chip architecture on FPGA
Informações sobre o DOI: 10.1109/ReConFig.2015.7393355 (Fonte: oaDOI API)
How to cite
A citação é gerada automaticamente e pode não estar totalmente de acordo com as normas
